Skip to content

Issues: riscv-collab/riscv-openocd

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

72 Open 313 Closed
72 Open 313 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Why memory read speed is much slower than memory write speed？
#1164 opened Nov 13, 2024 by lz-bro
2
openocd not honouring watchpoint hit time (before/after) in mcontrol6
#1155 opened Oct 27, 2024 by RaamyPi
1
Support for adding data watchpoints
#1151 opened Oct 16, 2024 by RaamyPi
11
Drop the use of -coreid in RISC-V targets Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1147 opened Oct 10, 2024 by en-sc
6
openOCD issue : failed to read misa
#1145 opened Oct 9, 2024 by abhiram-padikkat
9
Unable to halt Hart 992
#1143 opened Oct 4, 2024 by RenatoBelmonte
6
Update RISCV_SCAN_DELAY_MAX to UINT_MAX Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1137 opened Sep 23, 2024 by en-sc
Create a wrapper for Spike to test BSCAN-related functionality
#1126 opened Sep 4, 2024 by en-sc
enable "-rtos hwthread"-capable platforms in OpenOCD CI testing.
#1120 opened Aug 30, 2024 by aap-sc
Invalided cache for breakpoints
#1113 opened Aug 14, 2024 by oferShinaar
5
There are cases when WPs disabled by disable_triggers() can not be re-enabled by enable_triggers().
#1108 opened Aug 5, 2024 by en-sc
2
Unnecessary calls to select_dmi() Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1092 opened Jun 14, 2024 by en-sc
RISC-V v0.11: Writes to register x0 (zero) should not be cached. Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1086 opened Jun 6, 2024 by en-sc
Investigate the semantics of step/resume operations in context of HW trigger state.
#1079 opened Jun 4, 2024 by aap-sc
Implement controls to adjust OpenOCD behavior during when it tries to detect which watch point was hit (riscv_hit_watchpoint)
#1076 opened May 30, 2024 by aap-sc
Cache information about abstract access availability on per-register basis
#1074 opened May 29, 2024 by JanMatCodasip
Using the info reg all command within gdb returns an remote failure reply 'E0E'
#1070 opened May 21, 2024 by Alan-19950616
10
Q extension support
#1068 opened May 7, 2024 by en-sc
3
Improve stability of riscv-tests for targets with low remotetimeout value
#1065 opened May 2, 2024 by aap-sc
5
Tracking RISC-V Debug Spec v0.11 testing
#1063 opened Apr 26, 2024 by en-sc
5
lt trigger is not always available
#1062 opened Apr 26, 2024 by en-sc
[riscv.cpu] Debug Module did not become active. dmcontrol=0x0
#1060 opened Apr 26, 2024 by l1onog
8
Incorrect "valid" read of menvcfg CSR from HiFive1 board
#1058 opened Apr 24, 2024 by TommyMurphyTM1234
7
Clean up/cull stale branches?
#1051 opened Apr 22, 2024 by TommyMurphyTM1234
4
Random/sporadic failures running test suite interactively against Spike
#1049 opened Apr 21, 2024 by TommyMurphyTM1234
45
ProTip! Mix and match filters to narrow down what you’re looking for.