This is a repository exclusively created for providing open source verilog codes for various processor microarchitectures and various programming language based codes for research purpose
java
cpu
processor
decoder
thread
multithreading
master-slave
rtl
verilog
bcd
microarchitecture
instruction
microprogrammed
excess-3
flip-flops
graycode
hardwired
-
Updated
Sep 2, 2022 - Verilog